A Survey on 64 Bit Floating Point Multiplier Based on Vedical Multiplication Techniques

Pranal D. Kale, Prof.M. N. Thakre, Prof. Mrs. R. N. Mandavgane

Abstract— Floating point number's multiplication is the most important process in the area of graph theory, multidimentional graphics, and digital signal processing, high performance computing etc. However, computers use binary numbers and it would like more precision however, it was found that binary numbers should be precise enough for most scientific and engineering calculations. So it was decided to double the amount of memory allocated. The Binary Floating point numbers are represented in Single and Double formats. The Single consist of 32 bits and the Double consist of 64 bits. The formats are composed of 3 fields; Sign, Exponent and Mantissa. The performance of Mantissa calculation Unit dominates overall performance of the Floating Point Multiplier. Many researchers have investigated the design of multiplier with different approaches. In this paper, we present the overview of work done by various researchers in their literature towards the design of Floating Point Multiplier. The creation of floting point units under a collection of area, latency and throughput constraint is an important consideration for system designers.

Index Terms— floting point multiplier, Vedic Mathematics.

1 INTRODUCTION

Floating-point numbers are widely adopted in many applications due their dynamic representation capabilities. Floatingpoint representation is able to retain its resolution and accuracy compared to fixed-point representations. A large number of FP multiplications are carried out in various applications such as scientific calculation and computer graphics (CG). CG, in particular, requires enormous amount of FP multiplications to obtain high quality images required for multimedia systems. It is also of key importance to many modern applications such as 3D graphics accelerators, Digital Signal Processors (DSPs), High Performance Computing etc.

These applications usually involve floating point calculations with double precision format. The growing computational demands of scientific applications shows that in many cases there is a need for increased precision in floating point calculations. Examples are the fields of computational physics, computational geometry, climate modeling etc., which require high precision calculations and great accuracy.

Double precision binary floating-point is a commonly used format on PCs, due to its wider range over single precision floating point, even if at a performance and bandwidth cost. These applications usually require floating point calculations with double precision format, because this improves the accuracy of calculations and leads to more reliable results. For this reason, most Floating Point Units (FPUs) tend to provide support for executing double precision operations.

The IEEE 754 standard provides the format for representation of binary floating point numbers [7]. The Binary Floating point numbers are represented in Single and Double formats. The Sin-

gle consist of 32 bits and the Double consist of 64 bits. The Fig1 shows the structure of Single and Fig2 shows the structure Double formats of IEEE 754 standard. The formats are composed of 3 fields; Sign, Exponent and Mantissa. For single precession format, the Mantissa is represented in 23 bits and 1bit is added to the MSB for normalization, Exponent is represented in 8 bits which is biased to 127 and MSB of Single is reserved for Sign bit. For Double precession format, the Mantissa is represented in 11 bits which is biased to 1023 and the MSB of Double is reserved for sign bit. For both When the sign bit is 1 that means the number is negative and when the sign bit is 0 that means the number is positive

1BIT	IBIT <u>8BIT</u>			23BIT		
SIGN	EXPONENT		MANTISSA			
	MSB	LSB	MSB		LSB	

Fig1- IEEE Format for single precession




Fig2-IEEE Format for double precesion

The performance of Mantissa calculation Unit dominates overall performance of the Floating Point Multiplier. This unit requires unsigned multiplier for multiplication of BITs.

The Vedic Multiplication technique is one of the technique for the implementation of this unit. The Vedic multiplication system is based on 16 Vedic sutras, which describes natural ways of solving a whole range of mathematical problems. Bharati Krishna Tirthaji, who was also the former Shankaracharya (major religious leader) of Puri, India, delved into the ancient

Pranal D. Kale is currently pursuing masters degree program in VLSI from B.D.C.O.E., Sevagram in RTMNU, Nagpur University, India, Mo-9604214478. E-mail: pranalkale @gmail.com

Prof.Mr. M. N. Thakre sir is currently working as Associate Professor in B.D.C.O.E., Sevagram, Mo.9423620513 E-mail: <u>mnt_ent@rediffmail.com</u>

Prof.Mrs. R. N. Mandavgane is currently working as Professor in B.D.C.O.E., Sevagram, Mo. 9823570887 E-mail: <u>rmandavgane@rediffmail.com</u>

Vedic texts and established the techniques of this system in his pioneering work, Vedic Mathematics (1965), which is considered the starting point for all work on Vedic mathematics. According to Mahesh Yogi, The sutras of Vedic Mathematics are the software for the cosmic computer that runs this universe. A great deal of research is also being carried out on how to develop more powerful and easy applications of the Vedic *sutras* in geometry, calculus and computing. Conventional mathematics is an integral part of engineering education since most engineering system designs are based on various mathematical approaches. The need for faster processing speed is continuously driving major improvements in processor technologies, as well as the search for new algorithms. The Vedic mathematics approach is totally different as well as fast and considered very close to the way a human mind works.

2 LITERATURE REVIEW

According to IEEE-754 standards, the floating point number is represented as:

V= (-1) sign * 2exponent-bias*1.fraction [1]

Implicit bit is used before fraction or mantissa, which is "1 for normalized number and, 0 for un-normalized number. Exponent bias is (2e-1), which comes out to be 127 for single precision and 1023 for double precision exponent.

Floating point multiplication is not as simple as integer multiplication. Designing of a floating point multiplier of floating point numbers represented in IEEE 754 format can be divided in different units:

> Mantissa Calculation Unit Exponent Calculation Unit Sign Calculation Unit Control unit

Sign of the result is calculated by XORing sign bits of both the operands A and B.

Exponents of two multiplying numbers will be added to get the resultant exponent. Addition of exponent will be using adder.

The Mantissa Calculation Unit requires a multipler. This unit requires unsigned multiplier for multiplication. There are number of techniques that can be used to perform multiplication. Main considering factors are latency, throughput, area, and design complexity. Research work on floating point multiplier is covered by various authers. Review of this research work is given below. In earlier work array multiplication technique was used where two binary numbers A and B, of 'm' and 'n' bits. There are 'mn' summands that are produced in parallel by a set of 'mn' AND gates and booth's multiplication techniques was used for multiplication where two signed binary numbers multiplied in two's complement notation. The algorithm was invented by Andrew Donald Booth. As compared to array multiplication booth's multiplication is faster. In array multiplier for n x n multiplier requires n(n-2) full adders, n half-adders and n2 AND gates. Also, in array multiplier worst case delay would be $(2n+1) t_d$. Booth's floating point multiplier is faster than the array multiplier, by calculating the delay value we can get that power dissipation is also less compare to array multiplier. In BOOTH multiplication algorithm to reduce the time needed for multiplication number of partial products to be added are reduced. BOOTH recording reduces the number of adder units needed and hence reduced the delay by reducing number of nonzero bits in the multiplier [13]. In BOOTH recoding, the long sequence of 1s is replaced by two no zero bits; for example, If digits *j* through (down to) *k* are 1s, then,

 $2j + 2j+1 + \dots + 2k+1 + 2k = 2j+1 - 2k$

This represents, the sequence of additions can be replaced by an addition of the multiplicand shifted by *j*+1 positions and a subtraction of the multiplicand shifted by *k* positions [12]. The drawback of BOOTH recording is the high power consumption and thus reduced efficiency [8]. The multiplier implementation in floating point multiplication is done by Modified Booth Encoding (MBE) multiplier to reduce the partial products by half. The multiplier takes care of overflow and underflow cases. Rounding is not to give more precision when using the multiplier implemented in a multiply and Accumulate (MAC) unit. By using MBE multiplier we increases the speed of multiplication, reduces the power dissipation and cost of a system. The proposed multiplier will be designed and verified using Modelsim with Verilog HDL. Xilinx is used for synthesis. This paper presents an implementation of a floating pointmultiplier that supports the IEEE 754 binary interchangeformat; one of the important aspects of the presented designmethod is that it can be applicable to all kinds of floatingpointmultipliers. The present design is compared with anordinary floating point array multiplier and modified Booth encoder multiplier via synthesis. It shows that Booth's floatingpoint multiplier is faster than the array multiplier, by seeing the delay value we can know this factor and power [9].

Design	Number	Adders/	4 in-	Bonded	Delay
(single	of	Subtractors	put	IOBs	-
precision)	slices		LUTs		
Array	630	32	1147	96	96.08
Multiplier					ns
Booth	1582	26	2781	97	36.97
Multiplier					ns

Table1- comparision of multipliers

Implement multiplier for both conventional, as well as Vedic mathematical methods in VHDL language and highlight a comparative study of both approaches in terms of gate delays. The functional verification through simulation of the VHDL code was carried out using ModelSim SE 6.0 simulator. The synthesis is done using Xilinx Synthesis Tool (XST) available with Xilinx ISE 9.1i. The design is optimized for speed and area using Xilinx, device family Spartan3. In this paper, it is observed that 86.71% lesser slice and also around 88% lesser four input look-up are utilized for Vedic multiplier compared International Journal of Scientific & Engineering Research, Volume 5, Issue 2, February-2014 ISSN 2229-5518

to other multipliers. It shows that 8 bit Vedic multiplier achieves higher speed by reducing gate delay by factor of 24% compared to array multiplier and around 18.2% compared to booth multiplier. Similarly, 16 bit Vedic multiplier achieves higher speed by reducing gate delay by factor of 39.9% compared to array multiplier and around 48.36% compared to booth multiplier [1].

Name of the Multiplie	Number of slices	No of IOs	4 input LUTs	Bonded IOBs	Delay
r (16 bit)					
Array	290 out	65	505	64 out	70.928
multiplier	of		out	of	ns
	768		of	124	
			1536		
Booth	499 out	65	923	65 out	60.809
multiplier	of		out	of	ns
_	768		of	124	
			1536		
Vedic	120 out	90	240	90 out	36.563
multiplier	of		out	of	ns
-	768		of	124	
			1536		

Table2- Design Summary

Vedic Multiplication Technique is used to implement IEEE 754 single precision (32 bits) Floating point multiplier. The Urdhvatri- yakbhyam sutra is used for the multiplication of Mantissa. The underflow and over flow cases are handled. The inputs to the multiplier are provided in IEEE 754, 32 bit format. The multiplier is implemented in VHDL and Virtex-5 FPGA is used. A test bench is used to generate the stimulus and the multiplier operation is verified. The over flow and under flow flags are incorporated in the design in order to show the overflow and under flow cases The paper shows the efficient use of Vedic multiplication method in order to multiply two floating point numbers. The lesser number of LUTs verifies that the hardware requirement is reduced, thereby reducing the power consumption. The power is reduced affectively still not compromising delay so much [3].




Fig3-Architecture of single precession (32 bits) Floating Point Multiplier

(B23-B12)(A23-A12)(B11-B0) (A23-A12) (B23-B12) (A11-A0) (B11-B0) (A11-A0)




Fig4- Block Digram of 24*24 bit Vedic Multiplier

236

PROPOSED WORK

Use of numerical methods is prevalent in most software algorithms. Computational physics, computational geometry, climate modeling etc., which require high precision calculations and great accuracy. Such applications demand an efficient code for basic mathematical operations i.e. multiplication. Real Time Systems demand instantaneous response to environmental variables and quick execution of taken decision. This motivated for an increased precision (64 bits) using 'time efficient' method for 'multiplication' (Vedic multiplication technique) to improve processor throughput.

Propsed method for designing of a 64 bits double precision floating point multiplier of floating point numbers represented in IEEE 754 format is as follows. Initially, two operands will be checked to determine whether they contain a zero. If one of the operands is zero. The output results zero. If neither of them will zero, then the inputs with IEEE754 format will be unpacked and will be assigned to the check sign, add exponent and multiply mantissa.

The product is positive when the two operands have the same sign; otherwise it is negative. Sign of the result is calculated by XORing sign bits of both the operands A and B

Exponents of two multiplying numbers will be added to get the resultant exponent. Addition of exponent will be done using 16 bits adder. Exponents will be expressed in excess 1023 bit.

The Mantissa Calculation Unit requires a 53 bit multiple. This unit requires unsigned multiplier for multiplication of 53*53 BITs. The Vedic Multiplication technique is chosen for the implementation of this unit. This technique gives promising result in terms of speed and power. The Vedic multiplication system is based on 16 Vedic sutras, which describes natural ways of solving a whole range of mathematical problems. Out of these 16 Vedic Sutras the Urdhva triyakbhyam sutra or Nikhilam Sutra will be suitable for this purpose.

CONCLUSION

From above survey, multiplier is designed by various techniques and observed that Vedic is better than booth's method and the best than array multiplication method. Floating point multiplications are required in most of the signal processing applications. The growing computational demands of scientific applications shows that there is a need for increased precision in floating point calculations like 64 bits and always has scope for improving the speed with the fast multiplication technique by reducing time delay. The Vedic multipliers are much faster than the conventional multipliers. This gives us method for hierarchical multiplier design. So the design complexity gets reduced for inputs of large no of bits and modularity gets increased. So, propsed work shows Vedic technique can be implemented for double precision floating point multiplier also for improved efficiency in terms of speed exhibits by the high speed multiplier algorithm. This will give successful and correct multiplication of two IEEE-754 Standard Double Precision floating point multiplier by using Vedic multiplication technique and expected that there is reduction in time delay

ACKNOWLEDGMENT

The authors like to wish thank's to all the supportive teaching staff and faculty members, and reference authors who guided by their papers.

REFERENCES

- S. S. Kerur, Prakash Narchi, Jayashree C N, Harish M Kittur, Girish V A, "Implementation of Vedic Multiplier for Digital Signal Processing," International Journal of Computer Applications (IJCA) 2011.
- [2] Al-Ashrafy, M.; Salem, A.; Anis, "An efficient implementation of floating point multiplier," Electronics Communications and Photonics Conference (SIECPC), 2011
- [3] Aniruddha Kanhe, Shishir Kumar Das, Ankit Kumar Singh, "Design and Implementation of Floating Point Multiplier based on Vedic Multiplication Technique" 2012 International Conference on Communication, Information & Computing Technology (ICCICT), Oct. 19-20, Mumbai, Indi.
- [4] Kavita Khare, R.P.Singh, Nilay Khare,"Comparison of pipelined IEEE-754 standard floating point multiplier with unpipelined multiplier" Journal of Scientific & Industrial Research Vol.65, pages 900-904 November 2006.
- [5] Manish Kumar Jaiswal, Nitin Chandrachoodan "Efficient Implementation of IEEE Double Precision Floating-Point Multiplier on FPGA" 2008 IEEE Region 10 Colloquium and the Third ICIIS, Kharagpur, INDIA. December 8-10.
- [6] B. Lee and N. Burgess, "Parameterisable Floating-point Operations on FPGA," Conference Record of the Thirty-Sixth Asilomar Conference on Signals, Systems, and Computers, 2002.
- [7] Xilinx Floating-Point v2.0. [Online]. Available: http://www.xilinx.xom
- [8] Gokul Govindu, L. Zhuo, S. Choi, V. Prasanna, "Analysis of High performance Floating-point Arithmetic on FPGAs", Proceedings of 18th International Parallel and Distributed Processing Symposium (IPDPS '04), pages 149-156, April-2004
- [9] P.V.Krishna Mohan Gupta, Ch.S.V.Maruthi Rao, G.R. Padmini, "An Efficient Implementation of High Speed Modified Booth Encoder for Floating Point Signed & Unsigned Numbers". International Journal of Engineering Research & Technology (IJERT) Vol. 2 Issue 8, August - 2013
- [10] P. Saha, A. Banerjee, A. Dandapat, P. Bhattacharyya, "Vedic Mathe matics Based 32-Bit Multiplier Design for High Speed Low Power Proces sors" International Journal On Smart Sensing And Intelligent Systems Vol. 4, No. 2, June 2011
- [11] G.Vaithiyanathan, K.Venkatesan, S.Sivaramakrishnan, S.Sivaand S. Jayakumar "Simulation And Implementation Of Vedic Multiplier Using Vhdl Code" International Journal of Scientific & Engineering Research Volume 4, Issue 1, January-2013 ISSN 2229-5518.
- [12] Himanshu Thapliyal, "Modified Montgomery Modular Multiplication using 4:2 Compressor and CSA Adder", Proceedings of the third IEEE international workshop on electronic design, test and applications (DELTA 06), Jan 2005.

International Journal of Scientific & Engineering Research, Volume 5, Issue 2, February-2014 ISSN 2229-5518

[13] E.M.Saad, M.Taher, "High speed area efficient FPGA based floating point arithmetic modules", National conference on radio science (NRSC 2007), March-2007, pp 1-8. doi:10.1109/DELTA.2008.19

IJSER